• Skip to primary navigation
  • Skip to main content
  • Skip to footer

Vonoff

SkyKo Comics and videos about Semiconductor and nanotechnology | 반도체 만화

  • HOME
  • COMICS & VIDEOS
  • ABOUT
  • CONTACT
Home / Comics / A trip down memory lane -#3 : DRAM vs. emerging memories

A trip down memory lane -#3 : DRAM vs. emerging memories

November 29, 2017 By sky Leave a Comment

Summary

The resistance-based non-volatile memories(NVM), PCRAM, STT-MRAM and ReRAM are introduced to the memory heirarchy and DRAM will take a path to a new era of scaling... "3D Power Scaling"

  • select language:
  • EN
  • KR
Three promising emerging memories-PcRAM, STT-MRAM,RERAM
P1
Emerging memory is resistance based non-volatile memory
P2
DRAM capacitor scaling challenges
P3
Is DRAM scaling dead? When?
P4
Renewed Moore's law-3D power scaling
P5
sponsor sky ko's comics

Please consider becoming a sponsor of my work
  • Scroll to:
  • Ep1
  • Ep2
  • Ep3
  • Next

Share this post : on Twitter on Facebook on LinkedIn

Reference

  1. Ping Er-Xuan. AMAT. 3D Architecture and Interconnect for Emerging Memory Technologies. SPCC 2016.
  2. "How new Non Volatile Memories Are Enabling Disruptive Computing Architectures?". Denis Dutoit, CEA-LETI. Flash memory summit, 2017.
  3. Hutcheson G.D. (2009) The Economic Implications of Moore’s Law. In: Huff H.R. (eds) Into the Nano Era. Springer Series in Materials Science, vol 106. Springer, Berlin, Heidelberg.
  4. “ITRS Reports.” International Technology Roadmap for Semiconductors, www.itrs2.net/itrs-reports.html.
  5. "Energy Aware Memory Technology and New Memory System Hierarchy" Frank Koch. Samsung Semiconductor Europe GmbH. 2013.
  6. "An Overview and Future Challenges of High Density DRAM for 20nm and Beyond." Yoosang Hwang, et al. Samsung. SSDM 2012.
  7. "Memory Scaling: A Systems Architecture Perspective." Onur Mutlu, Carnegie Mellon University. 2013.
  8. "The future memory technology." Sung-ki park, Hynix. 2011.

Share this post : on Twitter on Facebook on LinkedIn

Related posts:

A trip down memory lane -#2: The sorrow of DRAM scaling challenge comics of "A Trip Down memory Lane"-featured image-1A trip down memory lane -#1: Memory to reduce latency gap Default Thumbnail기억을 쫓아서-#1 – CPU와 메모리간 병목현상 극복 A_Trip_Down_Memory_Lane-featured-2기억을 쫓아서-#2 – 새로운 차세대메모리 등장 Default Thumbnail기억을 쫓아서-#3 – DRAM 새로운 3D power scaling 시대로 plasma-doping-dose-accuracy-thumnail2Dose accuracy in plasma doping

Filed Under: Comics, Memory technology, Nanotechnology Tagged With: 3d power scaling, BCAT, capacitor, DRAM, Moore's law 3, pcram, RCAT, reram, SRCAT, stt-mram, VCAT

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Footer

  • skyonsky@gmail.com
  • About
  • Comics

All work © Sky Ko -